74HC164N (8-bit serial-in, Parallel-out shift register, DIP14) - www.tme.vn - Linh kien dien tu, Kit Phat trien, Máy nap, Dụng cụ...

Product description

The 74HC164 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC164 are 8-bit edge-triggered shift registers with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (DSA or DSB); either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock (CP) input and enters into Q0, which is the logical AND of the two data inputs (DSA and DSB) that existed one set-up time prior to the rising clock edge.
A LOW level on the master reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

Features

Input levels:
- For 74HC164: CMOS level
- For 74HCT164: TTL level
Gated serial data inputs
Asynchronous master reset
Complies with JEDEC standard no. 7A
ESD protection:
- HBM JESD22-A114F exceeds 2000 V
- MM JESD22-A115-A exceeds 200 V.
Multiple package options

**Specifications:**
Manufacturer	NXP Semiconductors
Family	Logic - Shift Registers
Series	74HC
Logic Type	Shift Register
Output Type	Standard
Number of Circuits	1
Number of Bits per Element	8
Number of Input Lines	2
Propagation Delay Time	12 ns
Function	Serial to Parallel
Voltage - Supply	2 V ~ 6 V
Operating Temperature	-40°C ~ 125°C
Mounting Type	Through Hole
Packaging	Tube
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-DIP
Edit by	www.tme.vn
update on www.tme.vn	17 / 04 / 2012

Show functional diagram

Mục 13/29